
MSKSEMI















ESD

TVS

TSS

MOV

GDT


PLED

Broduct data sheet





SOP-8



N-Channel and P-Channel

Product Summary

N-Channel P-Channel

 $V_{DS} = 30V$ -30V

 I_{D} = 6A (V_{GS} =10V) -5.5A (V_{GS} =-10V)

 $R_{DS(ON)} \hspace{1cm} R_{DS(ON)}$

 $< 30 m\Omega \; (V_{GS} = 10 V) \\ < 42 m\Omega \; (V_{GS} = 4.5 V) \\ < 60 m\Omega \; (VGS = -4.5 V)$

General Description

The AO4606-MS uses advanced trench technology MOSFETs to provide excellent RDS(ON) and low gate charge. The complementary MOSFETs may be used to form a level shifted high side switch, and for a host of other applications.

Parameter		Symbol	Max n-channel	Max p-channel	Units		
Drain-Source Voltage		V_{DS}	30	-30	V		
Gate-Source Voltage		V_{GS}	±20	±20	V		
Continuous Drain $T_A=25$ °C $T_A=70$ °C			ı	6	-5.5		
			l _D	5	-4.3	Α	
Pulsed Drain Current ^C			I _{DM}	30	-30		
Avalanche Current ^C			I_{AS}, I_{AR}	10	23	Α	
Avalanche energy L=0.1mH ^C		E _{AS} , E _{AR}	5	26	mJ		
	T _A =25℃		P_{D}	2	2	W	
Power Dissipation B T _A =70℃			1.3	1.3	VV		
Junction and Storage Temperature Range			T_J , T_{STG}	-55 to 150		C	
Thermal Characteris	tics						
Parameter			Symbol	Тур	Max	Units	
Maximum Junction-to	-Ambient ^A	t ≤ 10s	Ь	48	62.5	€/W	
Maximum Junction-to	-Ambient AD	Steady-State	$R_{\theta JA}$	74	90	€/W	
Maximum Junction-to	-Lead	Steady-State	$R_{\theta JL}$	32	40	℃/W	









N-Channel Electrical Characteristics (T_J=25℃ unless otherwise noted)

Symbol	Parameter	Conditions		Min	Тур	Max	Units	
STATIC P	STATIC PARAMETERS							
BV_{DSS}	Drain-Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$		30			V	
I _{DSS}	Zero Gate Voltage Drain Current	V_{DS} =30V, V_{GS} =0V	T,=55℃			1 5	μΑ	
I _{GSS}	Gate-Body leakage current	V _{DS} =0V, V _{GS} =±20V	., .,			±100	nA	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS} I_{D}=250\mu A$		1.2	1.8	2.4	V	
I _{D(ON)}	On state drain current	V _{GS} =10V, V _{DS} =5V		30			Α	
		V_{GS} =10V, I_D =6A			25	30	O	
R _{DS(ON)}	Static Drain-Source On-Resistance		T _J =125℃		40	48	mΩ	
		V_{GS} =4.5V, I_D =5A			33.5	42	mΩ	
g _{FS}	Forward Transconductance	$V_{DS}=5V$, $I_{D}=6A$			15		S	
V_{SD}	Diode Forward Voltage	I _S =1A,V _{GS} =0V			0.76	1	V	
Is Maximum Body-Diode Continuous Current					2.5	Α		
DYNAMIC	PARAMETERS							
C _{iss}	Input Capacitance	V _{GS} =0V, V _{DS} =15V, f=1MHz		200	255	310	pF	
Coss	Output Capacitance			30	45	60	pF	
C_{rss}	Reverse Transfer Capacitance			20	35	50	pF	
R_g	Gate resistance	V_{GS} =0V, V_{DS} =0V, f=1MHz		1.6	3.25	4.9	Ω	
SWITCHII	NG PARAMETERS							
Q _g (10V)	Total Gate Charge			4	5.2	6	nC	
Q _g (4.5V)	Total Gate Charge	\/10\/_\/15\/_I	V _{GS} =10V, V _{DS} =15V, I _D =6A		2.55	3	nC	
Q_{gs}	Gate Source Charge	V _{GS} =10V, V _{DS} =13V, I _D =0A			0.85		nC	
Q_{gd}	Gate Drain Charge				1.3		nC	
t _{D(on)}	Turn-On DelayTime				4.5		ns	
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =15V, R_L =2.5 Ω , R_{GEN} =3 Ω			2.5		ns	
$t_{D(off)}$	Turn-Off DelayTime				14.5		ns	
t _f	Turn-Off Fall Time				3.5		ns	
t _{rr}	Body Diode Reverse Recovery Time	I _F =6A, dI/dt=100A/μs			8.5	12	ns	
Q _{rr}	Body Diode Reverse Recovery Charge	_F I _F =6A, dI/dt=100A/μs			2.2	3	nC	

A. The value of R_{eJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The value in any given application depends on the user's specific board design. B. The power dissipation P_D is based on $T_{J(MAX)}$ =150° C, using \leq 10s junction-to-ambient thermal resistance.

C. Repetitive rating, pulse width limited by junction temperature T_{J(MAX)}=150° C. Ratings are based on low frequency and duty cycles to keep initialT_{.i}=25° C.

D. The $R_{\theta JA}$ is the sum of the thermal impedence from junction to lead $R_{\theta JL}$ and lead to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using $<300\mu s$ pulses, duty cycle 0.5% max.


F. These curves are based on the junction-to-ambient thermal impedence which is measured with the device mounted on 1in^2 FR-4 board with 2oz. Copper, assuming a maximum junction temperature of $T_{\text{J/MAX}}$ =150° C. The SOA curve provides a single pulse rating.





N-Channel: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS





V_{GS}(Volts)
Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)






Figure 4: On-Resistance vs. Junction Temperature (Note E)



(Note E)




AO4606-MS

30








Capacitance (pF) 300 C_{iss} 200 $\mathsf{C}_{\mathsf{oss}}$ 100 0 ¹⁰ V_{DS} (Volts) 0 5 20 25

500

400

Figure 8: Capacitance Characteristics






Figure 9: Maximum Forward Biased Safe Operating Area (Note F)

Pulse Width (s)
Figure 10: Single Pulse Power Rating Junctionto-Ambient (Note F)







Figure 11: Normalized Maximum Transient Thermal Impedance (Note F)


Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms







Unclamped Inductive Switching (UIS) Test Circuit & Waveforms





Diode Recovery Test Circuit & Waveforms









P-Channel Electrical Characteristics (T_J=25℃ unless otherwise noted)

Symbol	ool Parameter Conditions		Min	Тур	Max	Units	
STATIC PARAMETERS							
BV _{DSS}	Drain-Source Breakdown Voltage	$I_D = -250 \mu A, V_{GS} = 0 V$	-30			V	
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} =-30V, V _{GS} =0V			-1	μΑ	
.022	2010 Cato Voltage Brain Carroll	T _J =55℃			-5	μΑ	
I_{GSS}	Gate-Body leakage current	V_{DS} =0V, V_{GS} =±20V			±100	nA	
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}$ $I_{D}=-250\mu A$	-1.3	-1.85	-2.4	V	
$I_{D(ON)}$	On state drain current	V_{GS} =-10V, V_{DS} =-5V	-30			Α	
		V _{GS} =-10V, I _D =-6.5A		22	28	mΩ	
$R_{DS(ON)}$	Static Drain-Source On-Resistance	T _J =125℃		32	40	11152	
		V_{GS} =-4.5V, I_D =-5A		34	44	mΩ	
g _{FS}	Forward Transconductance	V_{DS} =-5V, I_D =-6.5A		18		S	
V_{SD}	Diode Forward Voltage	I _S =-1A,V _{GS} =0V		-0.8	-1	V	
I _S Maximum Body-Diode Continuous Current		ent			-2.5	Α	
DYNAMIC	PARAMETERS						
C _{iss}	Input Capacitance			760		pF	
C _{oss}	Output Capacitance	V_{GS} =0V, V_{DS} =-15V, f=1MHz		140		pF	
C_{rss}	Reverse Transfer Capacitance			95		pF	
R_g	Gate resistance	V _{GS} =0V, V _{DS} =0V, f=1MHz	1.5	3.2	5	Ω	
SWITCHING PARAMETERS							
Q _g (10V)	Total Gate Charge			13.6	16	nC	
Q _g (4.5V)	Total Gate Charge	V _{GS} =10V, V _{DS} =-15V, I _D =-6.5A		6.7	8	nC	
Q_{gs}	Gate Source Charge	V _{GS} -10V, V _{DS} 13V, I _D 0.3A		2.5		nC	
Q_{gd}	Gate Drain Charge			3.2		nC	
t _{D(on)}	Turn-On DelayTime			8		ns	
t _r	Turn-On Rise Time	V_{GS} =10V, V_{DS} =-15V, R_{L} =2.3 Ω ,		6		ns	
t _{D(off)}	Turn-Off DelayTime	$R_{GEN}=3\Omega$		17		ns	
t _f	Turn-Off Fall Time]		5		ns	
t _{rr}	Body Diode Reverse Recovery Time	I _F =-6.5A, dI/dt=100A/μs		15		ns	
Q _{rr}	Body Diode Reverse Recovery Charge	I _F =-6.5A, dI/dt=100A/μs		9.7		nC	

A. The value of R_{BJA} is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, in a still air environment with T_A =25° C. The value in any given application depends on the user's specific board design.

- B. The power dissipation P_D is based on $T_{J(MAX)}$ =150° C, using \leq 10s junction-to-ambient thermal resistance.
- C. Repetitive rating, pulse width limited by junction temperature T_{J/MAX/}=150° C. Ratings are based on low frequency and duty cycles to keep initialT_J=25° C.
- D. The $R_{\theta JA}$ is the sum of the thermal impedence from junction to lead $R_{\theta JL}$ and lead to ambient.
- E. The static characteristics in Figures 1 to 6 are obtained using <300µs pulses, duty cycle 0.5% max.

 F. These curves are based on the junction-to-ambient thermal impedence which is measured with the device mounted on 1in² FR-4 board with 2oz. Copper, assuming a maximum junction temperature of T_{J/(MAX)}=150° C. The SOA curve provides a single pulse rating.


THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.





AO4606-MS

P-Channel: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS



-V_{DS} (Volts) Fig 1: On-Region Characteristics (Note E)




Figure 2: Transfer Characteristics (Note E)




Figure 3: On-Resistance vs. Drain Current and Gate Voltage (Note E)




Figure 4: On-Resistance vs. Junction Temperature (Note E)




Figure 5: On-Resistance vs. Gate-Source Voltage (Note E)







Figure 6: Body-Diode Characteristics (Note E)



P-Channel: TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS












Figure 9: Maximum Forward Biased Safe Operating Area (Note F)


Figure 10: Single Pulse Power Rating Junction-to-Ambient (Note F)




AO4606-MS


Gate Charge Test Circuit & Waveform







Resistive Switching Test Circuit & Waveforms







Unclamped Inductive Switching (UIS) Test Circuit & Waveforms






Diode Recovery Test Circuit & Waveforms









PACKAGE MECHANICAL DATA








Symbol	Dimensions I	n Millimeters	Dimensions In Inches		
3y 111001	Min	Max	Min	Max	
A	1.350	1.750	0.053	0.069	
A1	0.100	0.250	0.004	0.010	
A2	1.350	1.550	0.053	0.061	
b	0.330	0.510	0.013	0.020	
С	0.170	0.250	0.007	0.010	
D	4.800	5.000	0.189	0. 197	
e	1.270 (BSC)		0.050	(BSC)	
Е	5.800	6. 200	0. 228	0. 244	
E1	3.800	4.000	0.150	0. 157	
L	0.400	1.270	0.016	0.050	
θ	0°	8°	0°	8°	

Suggested Pad Layout



Note:

- 1.Controlling dimension:in millimeters.
 2.General tolerance:± 0.05mm.
 3.The pad layout is for reference purposes only.

REEL SPECIFICATION

P/N	PKG	QTY
AO4606-MS	SOP-8	3000



Attention

- Any and all MSKSEMI Semiconductor products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life-support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your MSKSEMI Semiconductor representative nearest you before using any MSKSEMI Semiconductor products described or contained herein in such applications.
- MSKSEMI Semiconductor assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specificationsof any andall MSKSEMI Semiconductor products described orcontained herein.
- Specifications of any and all MSKSEMI Semiconductor products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
- MSKSEMI Semiconductor. strives to supply high-quality high-reliability products. However, any and all semiconductor products fail with someprobability. It is possiblethat these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits anderror prevention circuitsfor safedesign, redundant design, and structural design.
- In the event that any or all MSKSEMI Semiconductor products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from theauthorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of MSKSEMI Semiconductor.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. MSKSEMI Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringementsof intellectual property rights or other rightsof third parties.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. Whendesigning equipment, referto the "Delivery Specification" for the MSKSEMI Semiconductor productthat you intend to use.